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ABSTRACT
This thesis takes a first step in investigating the design and feasibility of a
high temperature power converter for various applications. From the dawn of
wide bandgap materials, primarily gallium nitride (GaN) and silicon carbide
(SiC), research has pushed toward high temperature power circuit operation
to either reduce cooling system requirements or operate in high temperature
environments due to their theoretically higher temperature capacity when
compared to traditional silicon (Si) based power converters. Although high
temperature circuits have been designed, a full system overview, measure-
ment practices, and transient switching characteristics have yet to be simply
summed up in a single system-design oriented source. As a first step in
providing a useful design tool, this thesis provides an overview of high tem-
perature materials, circuit attach methods and switching characteristics of
GaN devices at temperatures which push the system limits. Further sugges-
tions for future work are provided as well to help promote progress in the
research area.
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CHAPTER 1
INTRODUCTION
The next generation of power converter will likely need to withstand harsh
conditions (up to and exceeding 200  C) while being both e cient and highly
reliable. Wide bandgap (WBG) devices seem to be a viable option for op-
eration at elevated ambient temperatures while also providing excellent e -
ciency [1, 2]. However, even if switching devices achieve these capabilities,
the entire converter design still has many hurdles to overcome before an e -
cient, reliable system is realized for harsh conditions. The following sections
will provide the motivation for such a system as well as the background and
the current limitations on achieving this system.
1.1 Motivation
One of many applications which has been calling for high temperature power
electronics and converters for years is downhole drilling [3]. This is not the
only application where elevated operating temperatures could be useful, how-
ever. With the emerging prevalence and option for solar energy, steps toward
increased system modularity could see multiple power converters placed on
each individual panel. Implementing a power converter in the heat of direct
sunlight and harsh environment, a reliable and highly e cient system is re-
quired to prevent further panel degradation and retain as much generated
power over the panel's lifetime as possible. Further examples include power
electronics in hybrid or electric vehicles where cooling might be limited or
the cooling loop is shared with a high temperature cooling loop such as that
of an internal combustion engine.
As if the aforementioned applications are not motivational enough for a
system capable of operation in a harsh environment, the feasibility would
allow for power converter implementation in applications where cooling of the
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converter is limited, whether restricted economically or by the application's
cooling loop. Operation across a wide range of ambient temperatures and
conditions allows for increased versatility, higher e ciency, and improved
power delivery as the converter does not need to be located far from a high
temperature load. Given these benefits, a converter system designed for
harsh operating conditions will encourage higher-quality designs for systems
with fewer constraints.
1.2 Background
WBG semiconductor devices have promised high temperature circuit oper-
ation and increased e ciency since their inception. One of many reasons
for this include reduced leakage current in WBG devices: leakage current in
semiconductors typically increases with higher temperature and is directly
proportional to the intrinsic carrier concentration. Because WBG semicon-
ductor devices like gallium nitride (GaN) and silicon carbide (SiC) have in-
trinsic carrier concentrations orders of magnitude smaller than silicon (Si),
leakage current is much lower and thus e ciency is greatly increased [2].
Table 1.1 provides semiconductor properties which show some additional
benefits of SiC and GaN over Si. From the table, it can be seen that the
breakdown field strengths of GaN and SiC devices are much higher than that
of Si which results in smaller devices to block similar voltage levels. Further,
SiC provides superior thermal conductivity than either Si or GaN which is
increasingly important for smaller and higher power converters.
Research in the past has begun pushing the temperature limitations of
these devices, however many of these experiments only look into the oper-
ating conditions of the switching stage separately from the rest of the con-
verter system [2, 4]. While this method is helpful for applications intent on
pushing devices to their highest capable power levels, this method largely
neglects a full system capable of operation at extreme temperatures. Previ-
ous experimentation allowed for temperature isolation for measurements and
standard oscilloscope probes could be used. In pushing complete systems
to higher temperatures, probing techniques and attaining accurate circuit
measurements become a challenge in themselves. Standard probe tips have a
low operating temperature specification which calls for temperature isolation
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from the entire system or a new, high temperature probe entirely.
Past systems, in fundamentally isolating the high temperatures from pas-
sive components, have not required full systems designed to high temperature
specifications. A full system includes connectors, circuit board material, sol-
der materials, capacitors, inductors, resistors, as well as in-system processing
which could include logic chips and a processor. In all, this system provides
a unique challenge in design, construction, and measurement.
Table 1.1: Semiconductor properties [5, 6, 7].
Parameter Si GaN 4H-SiC
Bandgap at 300 K (eV) 1.12 3.39 3.26
Intrinsic concentration 1.4⇥ 10 10 19⇥ 10 10 8.2⇥ 10 10
Critical field (Ec) 0.23 3.3 2.2
Breakdown (⇥105 V cm 1) 3 > 10 30
Thermal conductivity (W/cm  C) 1.5 1.3 3.8
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CHAPTER 2
A HIGH TEMPERATURE MATERIAL
SURVEY
Devising a high temperature system requires a significant amount of research
into every component of the system. As mentioned in Chapter 1, everything
from the active switches down to the solder and printed circuit board ma-
terials requires verification of operation across a wide range of temperatures
due to characteristic changes in components as well as di↵erences in thermal
expansion between components. This chapter will show the implications of
thermal conductivity and coe cient of thermal expansion (CTE) mismatches
before providing an overview of circuit construction materials and compo-
nents with special consideration to high temperature operation exceeding
250  C.
2.1 Material Choice Implications
Provided perfect construction materials with perfect CTE matching and in-
finite thermal conductivity, a circuit would be limited by the active and pas-
sive components of the circuit. However, no material is perfect which means
each material has specific characteristics which limit circuit operation over
a temperature range. In many ways, modern power circuits are limited by
the system construction and material selection as will soon be shown. This
section will break down the factors which help determine the integrity of a
system designed for operation across a temperature range into an explana-
tion of CTE mismatch in Section 2.1.1 and thermal conductivity in Section
2.1.2.
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Figure 2.1: An example of the stress on solder joints caused by thermal
cycles. Data from [8].
2.1.1 Coe cient of Thermal Expansion
To help intuitively describe the forces at play with mismatched CTEs, Fig-
ure 2.1 displays the destructive stresses produced in CTE-mismatched joints
exposed to thermal cycles. A standard method for describing CTE is using
a parts per million per degree (ppm/ C or ppm/K) unit in the x, y, and
z directions. Section 2.2.1 will provide general information regarding sev-
eral materials’ listed CTE in Table 2.1 limited to the x and y expansion
coe cients. Other factors which should not be overlooked in attempting to
match expansion coe cients include di↵erences in coe cients between all
system components, di↵erences in horizontal and vertical coe cients, and
di↵erences within a board and components. Provided this information, log-
ical reasoning should be able to deduce the most e↵ective solution to CTE
mismatches. It should be noted that there is not one perfect solution as of
yet.
Starting from the most visual level of the system, this short explanation
describes the di culty of matching CTE across an entire system. Given
many components of a system do not share a matched CTE, matching the
board material is impossible for every device in a system. This is the first
compromise which must be made, as generally speaking, active devices are
exposed to much higher thermal stresses than passive components and so
higher mismatch with these tends to lead to earlier failure than with pas-
sives. Solder and attach methods also have their own CTE and ductility
specifications which must be matched to both the board and components to
reduce as much thermal stress produced at the joints as possible; again, look
to Figure 2.1 for reference as it can be seen that solder material S3NXI has
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a closer CTE match than the SAC305 material [8]. Even further, it may be
necessary to research the mismatch of materials within the printed circuit
board. Since many circuit boards have multiple conductor and dielectric lay-
ers, delamination of the circuit can become a failure point. Finally, due to
di↵erent coe cients of expansion within the axes of a board, the z direction
CTE could be much higher than the CTE of the x and y plane, leading to
failures at vias.
Many printed circuit board (PCB) fabricators have produced copper alloys
and laminates with lower CTEs to better match the other components of the
system, however this usually comes at some cost [9]. This short overview
demonstrates the problem of CTE mismatch within a system that experiences
a wide temperature range of operating conditions.
2.1.2 Thermal Conductivity
If a system is expected to operate at its most e cient operating condition
given an arbitrary environmental temperature, the ability to remove heat
from the system is essential. Using Equations 2.1 and 2.2 along with the
pictorial depiction in Figure 2.2 a basic understanding of heat flow in a
system similar to most electronic system designs may be generated.
↵a = tan
 1
⇣ka
kb
⌘
(2.1)
L2 = 2 · ta · tan(↵a) + L1 (2.2)
This system provides ↵a as the angle of thermal spreading through material
“a” (in degrees), where ka and kb are the thermal conductivities of materials
“a” and “b” respectively in watts per meter kelvin (W/m · K). Lengths L1
and L2 are the lengths of thermal e↵ect at interface one and two respectively,
which are determined primarily by the thickness and thermal conductivity
of the material through which the heat is traveling.
This method may be applied to every interface in a system, including the
solder material, to provide a general idea of the thermal dissipation capabil-
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ities. Further analysis may be completed with finite element modeling of the
system with the known material properties. Some amount of error will be
evident from modeling to experiment as solder uniformity and layer thick-
ness tends to vary from process to process. One of the major sources of error,
voiding, or air pockets in the solder layer between power device and substrate
may form due to out-gassing of flux during the solder process. Many solder
materials have recommended process profiles, however companies alter these
profiles to attain a classified recipe which provides the highest performance
with the least voids. As new materials are being used as circuit attach ma-
terials, each manufacturer must develop a specialized process for each new
material to minimize voids [10]. Since each solder material has its own phase
chart and characteristics, it would appear that developing new processes for
optimal performance takes time. Full papers have been written which explain
the performance di↵erences of a module versus the solder process for a single
solder material [11]. It is important to note that thermal conductivity of air
is, in many cases, over two orders of magnitude lower than the surrounding
solder.
Discussion of voids and discrepancy process to process is important be-
cause while these di↵erences between theoretical performance and actual
performance can many times be accounted for through modeling, Section
2.2.2 will only provide the manufacturer-listed characteristics.
Figure 2.2: A representation of heat spreading. Figure adapted from [12].
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2.2 Circuit Material Analysis
Now, after examining the critical design trade-o↵s in material selection for
constructing a system physically and electrically capable across a range of
temperatures, this section addresses several PCB and solder/attach materials
with comparative analysis, providing insight into specific design limitations.
2.2.1 Printed Circuit Board
The most typical circuit board material is FR-4. This material is used in
most consumer electronics and has been used for many years. Typical FR-
4 boards are made with glass-reinforced epoxy laminate sheets. Glass and
epoxy act as excellent dielectric materials so many layers may be stacked
without shorting one layer to the next. Additional high voltage polyimide
film (HVPF), which has a breakdown of over 3000 V/mil, may be inserted
between layers to enhance these voltage characteristics. The characteristics
of FR-4 materials make it a good fit for most low-power applications where
temperatures stay below 140  C [13]. Above these temperatures, the ma-
terials encounter their individual glass transition temperatures (Tg) where
delamination of the layers occurs [14]. As long as heat can be removed, these
boards will perform well, however FR-4 materials generally have a low ther-
mal conductivity coe cient, meaning its ability to conduct heat from power
components to the environment via heat sink, cold plate, etc. is mediocre.
Some PCB design practices include adding copper vias underneath specific
components in an attempt to circumvent this constraint by increasing the
thermal conductivity through the board.
For high temperatures, the glass transition temperature of the material
is a hard constraint since delamination would be a catastrophic event. The
Tg of FR-4 ranges from 140  C to 180  C in many cases [15], which is not
conducive to high temperature system design. Lower temperatures do not
have this constraint, and operation down to  184  C has been shown, with
a dwell at this temperature to have little impact on structural integrity [16].
Hence, high temperatures pose more of an issue for circuit decomposition
and destruction.
Production of high Tg printed circuit board materials, or even alternatives
to the conventional PCB idea of employing a dielectric material between
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layers, has seemingly been motivated by this drive to higher temperature op-
eration. PCB materials that are most like FR-4 include a variety of boards
utilizing ceramics as the dielectric. One such material with promising high
temperature characteristics that is currently available from PCB manufac-
turers is the Rogers Ceramic TMM4 material. With Tg > 280  C and degra-
dation temperature (Td) = 425  C, this ceramic can withstand much higher
temperatures than FR-4, however its thermal conductivity is marginally bet-
ter than FR-4 at only 0.7 W/mK [17]. This is assuming that the average
thermal conductivity of FR-4 from the in-plane and through-plane measure-
ments of 0.81 and 0.29 W/mK, respectively [18]. Thus, circuit design using
the Rogers ceramic material should include standard practices of adding vias
beneath heat-generating components to increase thermal conductivity in a
specific area.
Alternatively, direct bond copper (DBC) and insulated metal substrates
(IMS) provide exceptional thermal conductivity. DBC is only one conductive
layer bonded to a dielectric, typically alumina, which is then bonded to
either copper or aluminum. IMS, depending on the manufacturer, may have
multiple conductive copper layers with either thin ceramic or FR-4 insulating
layers on top of a metal baseplate, usually aluminum. These alternatives
increase the thermal conductivity by introducing more metal to the system,
and are also conducive to thermal management solutions including cold plates
and heat sinks.
While thermal conductivity is an important measure for choosing a rea-
sonable solution for high temperature electronics, one must keep in mind
the thermal expansion properties of each device and material in the sys-
tem. Matching these properties between components ensures a longer life-
time across thermal cycles as examined in Section 2.1.1. General values of the
aforementioned board types are provided in Table 2.1 and are compared with
Si, SiC, GaN, and ferrite materials. Actual values are susceptible to slight
discrepancy from the table as CTE is highly dependent on manufacturing
process in board materials and lattice structure in semiconductor materials.
However, it is evident that a compromise is virtually inevitable with the
materials shown.
Methods of reducing the stress between circuit components and board in-
clude flexible leads (e.g. TO packages, J-lead capacitors, etc.), or using a
solder material which exhibits a CTE intermediate between that of the com-
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ponents and the board to minimize the stress between all interfaces. These
methods are both compromises as leaded packages inherently add inductance
to the circuit, and the chosen solder material may not have the highest ther-
mal conductivity. In many applications these compromises are a non-issue,
though in high-performance, high-temperature, small-size systems, added
inductance and poor thermal conductivity could be extremely detrimental.
Furthermore, interest in three-dimensional circuits and the push for higher
performance, and integration into smaller spaces emphasizes the need for a
closely matched CTE system when operation across large temperature ranges
is also required.
Table 2.1: Thermal conductivity and CTE values for power semiconductors
and common circuit board materials [9].
Thermal Coe cient of
Material Conductivity Thermal Expansion
(W/m-K) (ppm/K)
Semiconductors
Silicon 145 (Pure) @ 100  C 2.6
98 (Doped)@ 100  C
Gallium Nitride 130 @ 300  C 5.6
Silicon Carbide 280-375 4.0-4.2
Substrate materials
FR-4 0.7 14-17
Rogers TMM4 Ceramic 0.7 15
IMS (Polymer) 3 20
DBC (Al2O3) 48 9
DBC (AlN) 240 7.5
PCB metals
Copper 385 17
Al 5052 150 25
Cu C-1100 385 17
Cu-Invar-Cu 120 - 130 5 - 6
Cu-M-Cu 180 - 220 6 - 7
As seen from Table 2.1, historically FR-4 and many ceramic materials have
closely matched CTEs with copper which helps reduce possible board delam-
ination. Recently, a push to match semiconductor CTE values has produced
solutions in the form of DBC, copper alloys and laminates which also have
CTEs in the 5 to 7 ppm/K range [9]. The advantage of a higher thermal
conductivity can be seen with DBC as well, although again the limitation is
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a single conductor layer. Further discussion of thermal conductivity and its
importance will continue in Section 2.2.2, which will also provide an overview
of high temperature attach solutions.
2.2.2 Solder Materials
High temperature circuitry requires suitable attach methods for components.
Many standard solders and attach methods will simply not withstand ele-
vated temperature operation with satisfactory physical bond strength or suf-
ficient thermal conductivity. Additionally, mismatched CTEs among com-
ponents, bond, and board can cause destructive stresses at the physical in-
terfaces as shown in Figure 2.1 and require a joint that can remain ductile
and withstand these stresses. This section will provide a comparative anal-
ysis of common circuit attach methods in terms of shear strength, melting
point, and thermal conductivity. Following this analysis, the di↵erences be-
tween conventional solder and other circuit attach methods should be well
understood.
Most circuit applications in a general electronics lab use solder which is
easy to use given basic hand-solder guidelines. These methods, in their most
basic form, require a soldering iron and components that can be easily ma-
nipulated by hand. This soldering technique involves holding a component in
place while applying a solid form of solder, or solder wire, and the hot tip of
a soldering iron to the interface between component and board. Process time
is very low and while this sort of job is extremely useful from an instructional
standpoint, it is limited many times by the component size, pad orientation,
and temperature requirements of the system design.
Using smaller components or those with solder pads completely unreach-
able by soldering irons requires solder in the form of paste with application
of heat by a heat gun or reflow oven. Depending on the solder, a process
to achieve minimal voiding could incorporate vacuum, apply pressure, and
achieve temperatures well in excess of 350  C.
Alternatives to conventional solders include epoxy, silver sintering paste,
and brazing. Of these, brazing will not be discussed as this method requires
exceptional care due to process temperatures above the melting points of
copper, silver, gold, and several of their alloys which in many cases is near
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or above 1000  C. Many epoxy and silver sintering pastes require processes
ranging anywhere from 100  C to 300  C and operational temperatures much
higher.
One common solder material is Sn63/Pb37. Even though this material
contains lead, it will be used as an example of lower temperature solder as
many lead-free solder types attempt to emulate the low-temperature char-
acteristics of this material. Supplied in both wire and paste variants, this
solder is highly versatile. Another solder alloy which is of interest for higher
temperature electronics is called HMP which is a Pb93.5/Sn5/Ag1.5 alloy.
Au80/Sn20 is one of the highest operational-temperature solders and ex-
hibits excellent strength characteristics up to 280  C. These solders will be
the primary focus in comparing strength, ductility, and electrical resistivity
to alternative circuit attach methods.
Conductive epoxy requires a curing process involving two chemicals creat-
ing a bonding agent. Easy to apply and electrically conductive, the benefit
of epoxy comes with the fact that the material bonds chemically and the ma-
terial itself has a higher melting point. Mechanically speaking, however, the
bond formed by epoxy tends not to hold up as well as other materials in high
performance electronics due to a lower thermal conductivity characteristic
when compared with other methods.
A material which follows some of the same fundamental process ideas of
conductive epoxy is silver sintering paste. Process temperature is much lower
than the material melting point, however silver sintering paste many times
o↵ers similar or better circuit characteristics as will be shown in Table 2.3.
This material is made up of nano- and micro-scale pieces of material sus-
pended in an organic substance. Through a thermal process usually below
200  C, the organic material is burned away, bringing the silver pieces in con-
tact with each other and through the applied thermal excitement, the silver
bonds to itself forming a strong, porous, electrically and thermally conduc-
tive structure [19]. Through an even application, voiding may be minimized,
although as a porous structure, “micro”-voids are inherent.
After discussing the individual characteristics of several material types,
Tables 2.2, 2.3, and 2.4 provide comparative data on the aforementioned
materials. In choosing a suitable solder for high performance systems, higher
working temperatures, lower resistivity, higher conductivity and higher shear
strength equate to better materials. It should be noted that only two of the
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materials listed provide shear strength data as these are the only two tested
which qualify by the two times MIL-STD-883G guidelines [20] above 225  C
[10]. This standard measures in United States units of kg/in2 (1 kg/in2 is
equal to 15.2 kN/m2) and plateaus at 2.5 kg once the attach area reaches
0.0065 in2 or 4.2 mm2.
Since there are hundreds of circuit attach materials and constant progress
is being made on these materials, this analysis should be taken as an in-
troduction to commonly used and currently available materials. Further
investigation will also be required depending on circuit, system, and process
requirements of the application at hand.
2.3 Circuit Component Analysis
Section 2.1 provided a brief breakdown of circuit hardware requirements to
thermally manage a system across a wide temperature range, however choos-
ing proper components greatly influences the capabilities of the designed
system as well. As many components are pushed to their extremes, losses
tend to increase. Increased switching frequencies produce higher switching
losses, while elevated temperatures increase resistive losses of inductors and
energy storage capacity of capacitors. These losses are extremely significant
in high temperature environments due to the theme of material capability
and characteristic changes at elevated temperatures.
Table 2.2: A comparison of process and operating conditions of
conventional and high performance circuit attach materials [10, 21, 22, 23].
Process Working
Material Temperature Temperature
Sn67/Pb37   183  C  183  C
Pb93.5/Sn5/Ag1.5   301  C  255  C
Au80/Sn20   300  C  280  C
Conductive Epoxy   175  C > 200  C
Silver Sintering Paste   200  C  600  C
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Table 2.3: Electrical and thermal properties of the circuit materials in
question. *Thermal conductivity is interpolated from similar solder data
[24].
Electrical Thermal
Material Conductivity Conductivity
Sn67/Pb37 14.5⇥ 10 8⌦ ·m 50.9 W/m ·K
Pb93.5/Sn5/Ag1.5 21.6⇥ 10 8⌦ ·m 26 W/m ·K*
Au80/Sn20 16.4⇥ 10 8⌦ ·m 57 W/m ·K
Conductive Epoxy < 400⇥ 10 8⌦ ·m 2.5 W/m ·K
Silver Sintering Paste 5⇥ 10 8⌦ ·m > 120 W/m ·K
2.3.1 Active Components
Transistors facilitating energy conversion have become an intrinsic compo-
nent in modern power conversion technology. Choosing a transistor for a
specific application directly influences the number of losses attributed to
switching and conducting, as well as the size and losses of energy storage
components. This makes the switching device selection an integral design
decision for power electronic system design. With new transistor materials,
however, many switching characteristics remain unknown which could prove
advantageous in leveraging the losses within a system to increase overall sys-
tem performance. As an example, if a device exhibits low switching losses
at elevated temperatures and the system is designed for high heat loads at
the switching devices, increasing switching frequency would reduce the losses
and size of energy storage components resulting in a smaller overall system
while providing operation well within the bounds of capability of all system
components.
With further advancement of transistor design technologies, SiC and GaN
Table 2.4: Mechanical properties of the circuit materials in question.
*Shear strength data of materials not shown did not meet two times
MIL-STD-883G at 225  C [20].
Shear
Material strength
Au80/Sn20  225  C! 73.2 kg
325  C! 4 kg
Silver Sintering Paste  225  C! 27.7 kg
325  C! 10 kg
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switches have become more popular among power converter designers. These
materials benefit from a wide bandgap which helps decrease the device foot-
print while still displaying higher blocking voltage than Si devices. Phys-
ically speaking, smaller devices reduce the intrinsic capacitance associated
with the device and on-state resistance as a result of less semiconductor ma-
terial through which to flow. Current device manufacturing practices have
provided the devices listed in Tables 2.5 and 2.6.
The ability to compare all devices between each other is very helpful, how-
ever comparing di↵erences between materials and device structure should be
the starting point. Starting from the most general aspect, there is an obvious
discrepancy between voltage ratings of GaN versus SiC devices. Part of this
di↵erence between material ratings may be attributed to the age di↵erence
in technology for these power device materials, while another component
governing voltage rating is the device structure. Most SiC device structures
are vertical, enabling high voltage ratings whereas GaN structures are typi-
cally heterostructure FETs in the form of high-electron-mobility transistors
(HEMTs) which inherently have a horizontal or lateral operation plane.
From the high voltage ratings and wide bandgaps presented by these de-
vices, stability across a wide thermal range seems promising. While SiC
devices are grown on SiC substrate, which has excellent thermal properties
for conducting heat, GaN devices are often grown on another substrate, ei-
ther Si or SiC, since GaN crystals are di cult to grow in bulk. Here it can
be seen how the substrate material may a↵ect the thermal capabilities of a
given device based on its ability to conduct heat (refer to Table 1.1).
With both WBG materials, many manufacturers have elected to build
Table 2.5: Gallium nitride commercially available devices and basic
specifications. The Transphorm listing includes silicon in the substrate
because the device includes a silicon transistor in cascode with the GaN
transistor. *The GaN Systems device is packaged in fiberglass
[25, 26, 27, 28, 29].
Manufacturer Voltage Current Ron Structure Substrate
rfmd 650 V 30 A 0.045 ⌦ SSFET N/A
GaN Systems 650 V 30 A 0.052 ⌦ HEMT N/A*
EPC 100 V 25 A 0.007 ⌦ HEMT Si
EPC 200 V 12 A 0.018 ⌦ HEMT Si
Transphorm 600 V 17 A 0.15 ⌦ Cascode N/A (Si)
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Table 2.6: Silicon carbide commercially available devices and basic
specifications. *JFETs are a normally-on device which requires additional
controls for start-up conditions and possibly circuit breaking capability in
case of device failure [30, 31, 32, 33, 34, 35].
Manufacturer Voltage Current Ron Structure Substrate
United SiC 1200 V 38 A 0.045 ⌦ JFET* SiC
ROHM 1200 V 40 A 0.08 ⌦ MOSFET SiC
GeneSiC 1700 V 50 A 0.025 ⌦ SJT SiC
Infineon 1200 V 25 A 0.07 ⌦ JFET* SiC
Cree 1200 V 60 A 0.025 ⌦ Z-FET SiC
STM 1200 V 45 A 0.08 ⌦ MOSFET SiC
normally-on devices. In some cases, cascode structures include another de-
vice, generally a Si MOSFET, to drive the gate of the normally on SiC FET.
This is something to keep in mind while choosing a device for a specific
application since cascode structures require two devices to turn on and o↵
for a single switching cycle. Additionally, cascode structures add inductance
within the packaging of the device causing overshoot and ringing at poten-
tially susceptible nodes. This extended turn on time and ringing generates
higher device losses with increased switching frequencies. Not willing to make
these sacrifices to switching frequency, SiC MOSFETs come at the cost of
increased on-state resistance while GaN HEMTs come at the cost of much
lower power ratings.
This section briefly covered important concepts in device selection given
commercially available SiC and GaN transistors. Care must be taken in
selecting devices due to the switching performance limitations produced by
their structure as well as the thermal performance limitations produced by
their packaging. Choosing a device will be highly application and cost de-
pendent.
2.3.2 Passive Components
The last circuit components to be covered are passives. This section will
focus primarily on capacitors, resistors, inductors, and cabling. While resis-
tors and cabling are not typical components in a power converter, they are
extremely helpful in measuring signals and providing control feedback to the
system. Because there are very few manufacturers of these components, a
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few common high temperature materials will be listed for the various com-
ponents. Manufacturers also increase component cost as there is much less
market competition.
Starting with capacitors, there are only a few materials which are capable
of high temperatures and are commercially available. Of the ceramic type,
the X7R material o↵ers the highest capacitance. As temperature increases,
especially up to 200  C, significant de-rating is required [36]. Another ca-
pacitor material capable of 200  C is wet tantalum, although this is an elec-
trolytic type which inherently has higher e↵ective series resistance (ESR),
than ceramic types [37]. Increased ESR increases the losses in the capacitor,
thus compounding the thermal e↵ect on the capacitor. The final capacitor
material worth mentioning is high temperature silicon capacitors (HTSC).
These o↵er stable capacitances up to 200  C, but these provide relatively
low capacitance for a given footprint [36]. For operation above 200  C ca-
pacitors must be tested to know the actual characteristics past data sheet
recommended values.
Resistors have the next lowest temperature capability given by data sheet.
One company which o↵ers high temperature film resistors that can operate
up to 275  C is [38]. The benefit of film resistors is that they have a lower
inductive e↵ect at increased frequencies. Alternative resistors incorporate a
finely tuned coil to create a given dc resistance, however ac characteristics
become inductive. Since resistors in a power circuit are intended not to
interfere with the power flow, minimal power handling characteristics are
required in these resistors.
To follow the other passive components, for operation at elevated temper-
atures, inductors generally have to be designed for a specific system. De-
pending on temperature capability, Teflon insulation or fiberglass insulation
are typically used in combination with a nickel plated conductor for cor-
rosion resistance [39]. As for core materials, Table 2.7 displays important
characteristics in choosing a core. The curie temperature (Tcurie) provides
the temperature at which the material loses all of its permeability. Also,
the ”60µ flat to” statistic is the frequency at which the material begins to
operate with reduced permeability. This table shows how the coating of the
core is the limiting factor in terms of power circuit operation at elevated
temperatures since the listed operation temperature is up to 500  C below
curie temperature.
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Table 2.7: Magnetics company power core selection guide [41].
Temperatures are in degrees Celsius. Curie temperature is much higher
than the rated operation temperature which makes it appear that operation
temperature is limited by the coating of the core.
Tcurie Top 60µ
Material Alloy Bsat ( C) ( C) flat to Core Loss
Kool Mu Fe Si Al 1 500 -55 - 200 900 kHz Low
Mpp Fe Ni Mo 0.75 460 -55 - 200 2 MHz Very Low
High Flux Fe Ni 1.5 500 -55 - 200 1 MHz Moderate
XFlux Fe Si 1.6 700 -55 - 200 500 kHz High
AmoFlux Fe Si B 1.5 400 -55 - 155 2 MHz Low
To measure a system or pass signals from board to board, some type of
cabling is necessary. As discussed in the previous paragraph, depending on
the system and measurement requirements, Teflon and fiberglass dielectrics
are required for up to 200  C [40] and 450  C [39], respectively. The Teflon
variant brings with it twisted pair and coaxial (coax) cable versions which
have the ability to increase measurement precision over a long, straight wire.
Section 3.2 will provide further explanation. Fiberglass insulated nickel wire
would have to be hand-twisted for use as twisted pair, which does not pro-
vide constant characteristics along the length of the cable. This leads to
Teflon insulated wire being a better choice up to 200  C and specialized sili-
con dioxide (SiO2) coax for temperatures up to and exceeding 600  C. The
drawback of SiO2 coax is that it must be carefully designed with the system
as the coax is rigid and the connectors are hermetically sealed [42].
With all passive components discussed, capacitors appear to be the weak-
est link for elevating temperatures, followed by cabling for measurement pur-
poses. In a well-designed system, these characteristics would be leveraged to
move heat away from the most thermally susceptible components while also
reducing losses in these components. This can happen by physically arrang-
ing the system to reduce thermal stress as well as through controlling the
system to reduce ripple and electrical stress within the component, generat-
ing heat at the device. Choosing passive components, like every other design
aspect of the system, is highly dependent on system needs and requirements.
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CHAPTER 3
HIGH TEMPERATURE CIRCUIT AND
MEASUREMENT DESIGN
With many potential design problems within the realm of high temperature
circuit operation as discussed in Chapter 2, narrowing the scope of experi-
mentation is necessary to provide well-founded data and knowledge for fu-
ture system design. This chapter will discuss specific characteristics which
are of interest, the methodology and reasoning for pursuing this data, and
the methodology of attaining pertinent information.
While much research has been conducted on high temperature SiC de-
vices, GaN remains a relative question mark for performance in power cir-
cuitry at elevated temperatures. This experiment focuses on GaN devices,
particularly with HEMT structure, as these are currently the most common
GaN structure in production. When compared with vertical GaN structures,
HEMT devices have a more established design. Although voltage ratings
are significantly lower than vertical devices, HEMT structures o↵er very low
conduction resistance (refer to Table 2.5) which results in very low losses as
will be discussed further in Section 3.1.
Of particular interest is the transient operation of these GaN devices, and
if or how the transient characteristics are a↵ected by temperature. Having
fast rise and fall times at room temperature is not always a clear indicator
of whether or not this performance extends to higher temperatures, and
if operation declines significantly, circuit operation may start to perform
in an unforeseen manner, becoming unstable and ultimately destroying the
system. Understanding the transient characteristics through an operational
temperature range, and finding the bounds of capability, benefits subsequent
system design.
To begin acquiring this data, methods for measurement must be devised
for retrieval. Standard oscilloscope probes in most cases are not rated for
temperatures exceeding 85  C which becomes extremely problematic when
measuring transient waveforms at much higher temperatures. Section 3.2
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further explains this topic and designs a probing approach which minimizes
circuit loading while securing the transient waveforms in question.
The following sections further explore the circuit design and suitability
for the intended analysis while also considering probing methods to achieve
accurate measurements at high temperatures.
3.1 Circuit Design and Feasibility
Measuring transient switching characteristics requires a circuit design with
at least one active transistor. Since e ciency and reliability are crucial to
high temperature operation, half-bridges are one of the basic building blocks
of modern power converters, and there is existing hardware at the Univer-
sity of Illinois, the chosen design for experimentation is a synchronous buck
converter. A schematic emphasizing the half-bridge nature of the converter
is shown in Figure 3.1.
Figure 3.1: The chosen circuit design for transient switching analysis.
When following power flow from V2 to V1, the circuit operates as a
synchronous buck converter.
As mentioned, hardware for the synchronous rectifier being already sup-
plied, high temperature analysis of the GaN devices takes the components
and materials to their upper limits in capability. Table 3.1 lists the impor-
tant circuit values and supplied maximum operating conditions in addition
to the solders and board materials used. Figure 3.2 shows the circuit hard-
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Table 3.1: A list of parts and materials used in constructing the circuit
under test [27, 43, 44].
Part Number/ Temperature
Part Material Value Rating ( C)
Q1, Q2 EPC2001 100V, 36A -40 - 150
Gate Driver LM5113 - -55 - 150
L1 IHLP 47µH -55 - 150
C1, C2 X5R 1µF - 10µF -55 - 85
Gate Resistors Standard 22⌦ -55 - 155
Solder Sn63Pb37 - 183
LT Solder Sn42Bi57.6Ag0.4 - 138
ware implementation. It is important to note that the switching cell, which
holds the two transistors, gate driver and its auxiliary components, and an
input capacitor, is attached to the power board by the low temperature sol-
der listed in the table. While not ideal for high temperature testing, this
process method allows for a quicker and more modular scheme so that, in
theory, reconstruction is accelerated after damage occurs to the circuit.
Figure 3.2: The physical converter design. The switching cell is the small
red square in the middle of the picture and power flows from left to right.
Open loop control is implemented o↵-board.
Using the characteristics given by the component data sheets, a SPICE
simulation with the transistor models was constructed to gain insight into
the transient waveforms. This is also helpful in developing baseline operating
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conditions. Initial thermal analysis is done to ensure operation stays within
an acceptable range and that the components of interest are the ones which
are stressed the most.
From simulation, a 50 V input, 25 V output, 150 W converter provides
an operating condition which should theoretically not stress the switches
themselves, however the other circuit components should be analyzed and
assured of low self-heating as these devices are not the main point of the
experiment. Using the basic first-order power equation, losses within the
inductor can be calculated with the exact output current from the simulation.
This inductor data sheet also lists temperature rises with respect to current
throughput, suggesting a 25  C rise over ambient at 5.8 A.
In this system, judging by the temperature analysis provided in the previ-
ous paragraph and the listed operating points in Table 3.1, if the stress on the
capacitors above 85  C and on the inductor above 125  C do not cause circuit
failure, the low melting point of the Sn42Bi57.6Ag0.4 solder will cause circuit
failure. The strategy in this case is to operate at a high switching frequency,
and thus increase switching losses, to locally increase temperature.
To determine the increased temperature, losses within the transistor must
be calculated. Then, the junction temperature can be calculated with the
junction to ambient thermal resistance (✓JA) of the device from the data
sheet. This is the case for both the high and low side devices. The most
general equation for power loss, given by Equation 3.1, comprises several
smaller power equations.
PLoss = PTon + PToff + Pcond + Pcoss (3.1)
Starting with the high side, PTon represents the losses during device turn
on. This value is represented di↵erently from PToff because the power loss
during turn-on could be significantly di↵erent than during turn-o↵. One
example of a large di↵erence in power loss between turn-on and turn-o↵
times is zero voltage or current switching. Switching characteristics of the
device may also vary from turn on to turn o↵ [45]. Equations 3.2 and 3.3
require the turn-on and turn-o↵ times to be known, and in this case were
obtained from simulation at the selected operating conditions.
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PTon =
Vds · Ia · ton
2
· fsw (3.2)
PToff =
Vds · Ia · to↵
2
· fsw (3.3)
Equation 3.4 calculates conduction losses by using the normal power equa-
tion and accounting for the on time of the device, whereas Equation 3.5
represents the power required to charge the output capacitance of the de-
vice.
Pcond = D · Rds on · I2a (3.4)
Pcoss =
Coss · Vds · fsw
2
(3.5)
Similar reasoning can be applied to the low side device and a resulting
power dissipation curve generated for a given switching frequency, voltage,
and current. Figures 3.3 and 3.4 show the loss breakdown in the switching
cell at a single frequency, and the total losses as they scale with frequency,
respectively.
By selecting the current at which the circuit will be operating, and knowing
the junction to ambient thermal resistance, the di↵erence in junction tem-
peratures may be calculated based on the switching frequency of the system.
The power loss given in Figure 3.3 combines both high and low side losses,
however from calculation, the high side device accounts for two-thirds, or
0.65 W, of the value in the figure.
The ✓JA of the GaN devices is 54  C/W. According to the calculation
given by Equation 3.6, the junction of the high side device will be over 35  C
above the ambient temperature at the 150 W, 200 kHz operating condition.
Operation at 200 kHz appears to be a good compromise by stressing the
switches much more than the inductor or even the capacitor. Thermal stress
of the devices is magnified as well because of the close proximity with the
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Figure 3.3: The simulated losses of the GaN switching cell at 300 kHz.
other switch and gate driver.
 TJA = ✓JA · PLoss (3.6)
One final check is the thermal stress of the gate driver circuitry, which can
be calculated and derived from the data sheet provided by Texas Instruments
[43]. With the supplied graphs and operating points, 120 mW of losses are
expected from the gate driver. Using the same Equation 3.6, less than 10  C
temperature rise with respect to ambient conditions is expected. Considering
the heat generated from the GaN devices in such close proximity, however,
the thermal stress on the gate driver is most likely higher.
This circuit is designed to stress the GaN switching devices to record tran-
sient waveforms at the upper end of rated capability. Analysis was performed
to find an operating condition which stresses the devices with at least a 25  C
temperature di↵erence with the next most stressed component. This allows
for maintained circuit stability while forcing the switches to exceed their ther-
mal capacity. In reality, basic thermal and loss analysis should be completed
in the design process for all circuits and this design does not deviate from
reasonable design schemes.
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Figure 3.4: The losses of the converter comparing various switching
frequencies and loading conditions.
3.2 Probe Design and Analysis
The next step, after designing a circuit which tests the characteristics of inter-
est, is accurately measuring the signals without damaging standard probes.
Since the high side device is the more thermally stressed switch, measuring
this device will prove an additional challenge due to the fact that neither of
the probe points are the system ground. Probing Q1 from Figure 3.1 requires
an active di↵erential probe from the high voltage rail at V2 to the midpoint
or two passive probes using the built-in math function of the oscilloscope.
This section explores the probing options for the given high temperature
system and circuit hardware. Keeping in mind that loading the system is
inevitable, considerations to reduce the load on the circuit as much as possible
helps ensure measured signal matches the unloaded signal [46]. As will be
seen, with a circuit designed for certain measurement capacities can provide
exceptional data without loading the system under test. Ultimately, the
characteristics and system loading of the chosen probe design are investigated
and the reasoning for the choice is explained.
3.2.1 Probing Options
Oscilloscope probes are extremely important for accurately measuring wave-
forms, especially dynamic signals. Past research provides a wealth of infor-
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mation on probe design and insight into how alterations to these designs
a↵ects the measurement [47]. Most passive probe designs utilize coax ca-
ble and a compensation network to balance the parasitic components of the
transmission line.
The only two cable types discussed are twisted pair and coaxial cables.
Both of these cable designs attempt to minimize the parasitic self-inductance
and capacitance in the individual wires which reduces error in the probing
system. Coax cables have a characteristic impedance that is much more eas-
ily compensated and this explains their prevalence in modern probes. For
dynamic signals in the microwave range, distributed impedance (Z0) coax
cable can be used for closer signal representation. Although cable character-
istics of twisted pair are less favorable than coax cable, Section 3.2.2 shows
that compensation is still within reason.
As probes for this system are used for the high side device, active di↵er-
ential probing is necessary to measure the floating nodes. Referencing to a
stable voltage is helpful in signal integrity, which is why rather than mea-
suring the drain-source voltage of Q1, the source-drain voltage is instead
measured. This is important in understanding that the signal on the oscil-
loscope is actually the inverse of the signal of the system when referenced
to the midpoint. Further, active probes are far more complex than the pre-
viously discussed passive probes. Internal electronics could be damaged by
high temperatures; however, they have very high common mode rejection
ratios (CMRR) which helps reduce the e↵ect of noise on the probe leads.
Extending these leads with a passive transmission line long enough to re-
move the probe electronics from harm’s way allows for use of a precision
probe without causing any damage to it.
Section 2.3.2 revealed some options for power or signal transmission at ele-
vated temperatures. Teflon twisted pair and coax cable is listed as safe up to
200  C while SiO2 is safe for temperatures exceeding 600  C. Unfortunately,
SiO2 coax cable is rigid and is not suited for rapid prototyping and requires
forethought in circuit design to include appropriate measurement connectors.
While Teflon coax is not rigid, to make the most of the measurement bene-
fits, an appropriate connection should again be present within the designed
circuit. Because the circuit layout was designed before the thought of mea-
suring dynamic characteristics was conceived, the Teflon twisted pair is the
most suitable cable for the given measurement space. In reality, the shielded
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twisted pair has one conductor soldered to the input voltage vias on one side
of the GaN switch and the midpoint vias on the other side, respectively.
The next section analyzes probe loading in simulation, experimentally in-
vestigates the characteristics of the twisted pair, and compares probe data
at room temperature with extended twisted pair probe data to discern what,
if any information is lost by adding the twisted pair.
3.2.2 Probe Data
Beginning with the loading analysis, Figure 3.6 includes the system without
a probe model, and one which includes the probe model as a load. The
waveforms displayed show the circuit is virtually una↵ected by the loading
and that there is minimal time delay in the oscilloscope signal.
Figure 3.5: Of the frequency range of interest, the attenuation of the
transmitted signal is relatively low and can be compensated for through the
oscilloscope for each of the termination methods presented. In reality, since
the twisted pair is terminated across the GaN device, the termination is
switching between the open and short characteristics.
Seeing that a probe load across the high side GaN device does not signif-
icantly a↵ect the circuit operation, the next step, since twisted pair is used
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instead of coax cable, is to characterize a known length of twisted pair across
the frequency range of interest. The twisted pair cable is being used as a
transmission line for the signal, which makes it important for the charac-
teristics to be understood in terms of signal attenuation and phase response
to allow for compensation. Using an S5048 vector network analyzer (VNA),
making these measurements is possible. Figure 3.5 shows the transmission
attenuation of the twisted pair at various frequencies with an open, short,
and 50 ⌦ termination.
Since the twisted pair is extending an active di↵erential probe into a rel-
atively hot environment, to be thorough with the characteristic analysis,
measurements are also recorded while the one end of the twisted pair is
heated to 180  C. These characteristics are compared in Figure 3.7, where it
appears the attenuation and phase are more stable at elevated temperatures.
It should be noted that the phase jumps from  180  C to 180  C, as a result
of measurement capabilities. In reality the data continues in the original
negative slope which is indicative of an ideal inductor.
Once the twisted pair is attached to the circuit under test and di↵erential
probe, Figure 3.8 shows excessive signal ringing and also the turn on charac-
teristic of the device from the inverted measurement setup. Further analysis
presents 50 MHz as a probable resonance frequency for the circuit and probe
system. Designing a passive band-stop filter greatly reduced the resonance
at 50 MHz, however the filter has a negative e↵ect on the rise time because it
removes many high frequency components originally present in the system.
Because the transient characteristics are of interest, the ringing of the
signal does not have much consequence in retaining the data of interest as
is shown in Figure 3.9. Taking care not to damage the di↵erential probe
with on-board measurements, a di↵erence of one to three nanoseconds was
recorded between on-board and twisted pair measurement methods.
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Figure 3.6: Top: A simulation including the rise time of the dynamic signal.
Bottom: Loaded system including a passive probe and oscilloscope model.
Aside from the time delay produced by the probe model, the e↵ect of
loading the circuit is minimal.
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Figure 3.7: A comparison of the attenuation magnitude and phase while
the twisted pair is at room temperature and while one end is heated to
180  C. Constant characteristics across a temperature range is promising
for measurement equipment.
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Figure 3.8: Channel two (the top waveform) shows the voltage across the
high side device as measured through the twisted pair. The 50 MHz ringing
is evident with almost 100% overshoot as recorded by the oscilloscope. In
reality, this ringing does not exist.
Figure 3.9: Comparing the transient characteristics at di↵erent device
temperatures show between a one and three nanosecond di↵erence between
on-board and twisted pair measurements. These measurements took care
not to damage the di↵erential probe while on-board measurements were
performed.
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CHAPTER 4
FINAL CIRCUIT TESTING AND RESULTS
Chapter 3 deems the measurement method of extending the di↵erential probe
length by using twisted pair acceptable for transient signal analysis, especially
in the case of determining an overall trend over a range of temperature due
to the relatively constant characteristics with heat applied to one end. That
being the case, the test setup is described in this chapter, followed by the
compiled data and analysis in Sections 4.1 and 4.2, respectively.
The system under test is placed in a Tenney Jr Compact Temperature Test
chamber, capable of providing a testing environment between negative 75  C
and positive 200  C. Signals are passed through a port on the side of the
chamber. Before operating the chamber, the gate signals are confirmed to
be transmitted without distortion across the transmission wires. To further
reduce inductance, each signal wire is tightly twisted with the digital ground
from the micro-controller. Texas Instruments C2000 Piccolo LaunchPad is
programmed for open loop testing with a 0.55 duty cycle with plenty of dead
time to prevent hard switching if device rise and fall times slow significantly.
After confirming acceptable control signal transmission, the circuit is an-
alyzed under both a thermal imaging camera and with J type thermocouple
taped to the top of each GaN switch with Kapton tape. Thermocouples are
used in the chamber since a thermal imaging camera is not intended to be
directly exposed to extreme temperatures. Neither system is entirely accu-
rate. Thermal imaging cameras require the emissivity of the test subject to
be well known across the field of view to provide accurate data. Thermo-
couple data accuracy is very dependent on the weld point of the two wires
and the contact area with the hot spot in question. Due to the small size
of the GaN devices, thermocouple contact to the device is limited, however
any error or o↵set present is constant and all recorded data can be shifted
a given amount, say ±5  C in the worst case. The important data is the
trend of how the GaN HEMT rise and fall times vary with temperature. In
32
comparing the thermocouple data to the camera data while the circuit is
running at room temperature, the high side device appeared to be operating
around 5  C cooler and low side device 5  C warmer than indicated by the
camera. Again, this is comparing data with an already inaccurate camera
image as well. The thermocouple data are believed to be accurate enough
for the purposes of this experiment.
Now the experiment, set up and ready to go, begins with closing the envi-
ronmental chamber and running the converter at the decided operating point
of 150 W and 200 kHz switching frequency. After recording the switching
waveforms at the initial operating point, the environmental chamber is turned
on with switching data being recorded at 5  C intervals until circuit failure
occurs. At each temperature step, the circuit is allowed to stabilize, in the
temperature sense, before capturing the waveforms. Failure for this circuit
occurred after ramping the oven to a set point of 150  C. High side device
temperature was recorded at over 210  C while the low side device peaked
around 190  C before the failure. Section 4.1 will provide further switching
data.
4.1 Switching Data
At this point it is important to note that to reach a 10  C di↵erence in de-
vice operating temperature from ambient room conditions (21  C), the oven
set point had to be 60  C. This is important because the oven provides air
movement, and convective heat transfer, enabling cooling to the devices. At
room temperature, with stagnant air, the switches create a small pocket of
hot air around them, raising the e↵ective ambient temperature. With the
convection provided by the oven, the high side device experiences a temper-
ature around 30  C higher than the oven set point which correlates to the
 TJA temperature calculated in Section 3.1.
Figure 4.1 shows a plot of how the rise and fall times of the high side GaN
transistor changes with temperature. Remembering that the rise and fall
times are actually the inverse since the data was recorded with reference to
the 50 V input voltage rail.
Figures 4.2 and 4.3 show an example waveform data point of a rise and
fall time, respectively.
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4.2 Data Analysis
Interpreting the data provided in Section 4.1 is straightforward here. As the
temperature of the system increases, the GaN transistors become harder to
drive, which caused a visible increase in the power required by the gate driver.
Device rise times stayed fairly constant at the operating conditions, however
fall times appear to be significantly a↵ected with increased temperature, over
doubling by the time 210  C was reached.
Comparing the data compiled here with the on-board measurement sys-
tem used in Section 3.2.2, particularly Figure 3.9 where the twisted pair
measurement system lowers the response time, the results are actually quite
generous. Assuming the rise time di↵erence between twisted pair and on-
board measurements stays within three nanoseconds, switch turn o↵ can be
listed as 20 ns which is a significant increase over the 8 ns fall time at room
temperature. Further increasing the temperature would appear to follow the
exponential growth trend presented by Figure 4.1. Extending the fall time
of the device could lead to increased losses and hard switching if increasing
fall time is not accounted for in the controls via dead time. Hard switching
at 150 W could produce catastrophic failure at this temperature, assuming
the rest of the system is capable of higher temperature operation.
With sophisticated driver control, hard switching may be avoided while
applying the experimental data from Figure 4.1. Previous research leveraged
material characteristics to design over-current protection and temperature
sensing within the Si IGBT device structure [48]. Rather than increase the
functioning components within the EPC device, junction temperature can be
calculated from the device fall time to gain insight into the circuit operation
without probing anywhere else. For a given gate drive signal, an equation
can be fit to the resulting temperature curve data. Theoretically, device
temperature could then be calculated regardless of the switching scheme,
as long as the fall time characteristic versus temperature curve is provided
for a given driver and drive signal. Knowing these characteristic curves and
device temperatures could then prove useful in monitoring the circuit for
temperature, faults or failure.
For future work, the point of failure for the system under test is important
to understand. The low temperature solder began operating in its liquid
state, which while electrically conductive, is mechanically unstable, shorting
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the midpoint to ground and resulting in failure of the low side device. All
other components held up for the time under test reasonably well considering
they were brought past the edge of their recommended operating conditions.
Capacitance was severely reduced causing slight ripple in the bus voltages.
No deterioration was detected in the performance of either the inductor or
the gate driver, although as previously mentioned, the gate driver required
more power to operate as temperature increased. Damage to the inductor
was not detected even considering operation of at least 25  C past its rated
operating condition.
All considered, the circuit operated as intended, stressing the GaN tran-
sistors while bringing all other components to the edge of their operating
conditions in the attempt to gather transient waveform data at elevated tem-
peratures. The transient waveform data present encouraging results which
could lead to temperature and fault detection.
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Figure 4.1: The top plot corresponds to the data recorded from rise times
while the bottom plot corresponds to fall times. In reality the top graph
corresponds to the switch turn-o↵ times while the bottom plot shows the
turn-on times of the GaN transistor.
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Figure 4.2: The data point used for rise time when the device was at
175  C. The rise time corresponds to the device turn o↵ and is measured to
be 10 ns from the point the black signal crosses the major horizontal axis to
the reference axis denoted by the channel two marker on the left edge.
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Figure 4.3: The data point used for fall time when the device was at
175  C. The fall time corresponds to the device turn on and is measured to
be 5 ns from the point the black signal deviates from the grid line marked
by the channel two marker on the left edge to the point where it crosses the
major horizontal axis.
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CHAPTER 5
CONCLUSIONS
This experiment required a broad base of knowledge, understanding the me-
chanical and thermal performance of every component within a circuit sys-
tem. Although the actual experiment did not exceed an ambient temperature
above 150  C, Chapter 2 provides an overview of available materials which
can be used, with careful processes and design, to exceed 200  C ambient
conditions in a stagnant environment. The weak point in this experiment
was the low temperature solder choice for ease of circuit reconstruction.
A word of caution should be made to oversize the GaN switches and gate
driver power capabilities when designing for operation at high temperatures
as losses and power needs increase greatly with temperature. In this case,
losses in the high side device almost doubled when ambient conditions went
from 60  C to 150  C as seen by the  TJA increase of 30  C to over 60  C.
These losses can be attributed primarily to the increased losses generated by
the longer fall times because operating conditions were held constant during
the course of the experiment.
Further probe analysis is recommended for more accurate data and the
ability to more accurately measure peak values and settling times. Termi-
nated coax cable should be the goal, however this method requires much more
forethought to provide appropriate board connectors for measurement. This
eases the compensation process and could allow for the necessary compensa-
tion to be completed by a series trim capacitor. Alternatively, post-processing
of the signal, in this case, would be required to remove the 50 MHz signal
components while leaving the rest of the components untouched. Any pro-
cessing reduces the integrity of the measured signal, however a digital filter
achieves a much better result than a passive band-stop filter.
The next step for this research involves materials all capable of 250  C
operation. This requires a new layout design incorporating coax connector
measurement points made with a high temperature ceramic board material.
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To maintain decent converter performance, either SiO2 or X7R capacitor
materials must be used while accounting for much lower working capacitance
values than advertised. An inductor should be constructed using high tem-
perature dielectric wire with either an air core design or by utilizing a bare
ferrite core (epoxy-less). More switching devices should be compared and
not limited only to GaN. A comparative analysis between GaN, SiC and Si
would prove helpful for designing high temperature power converters.
This experiment provided a solid foundation for future work, giving a base-
line temperature to shoot for, especially with EPC GaN devices. The com-
parative analysis of available high temperature circuit materials for circuit
design provides a launching point for future high temperature converter de-
sign and research.
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